


VERSION HISTORY

Index:

- P01 VERSION HISTORY
- P02 BLOCK DIAGRAM
- P03 POWER TREE
- P04 GPIO ASSIGNMENT
- P05 POWER
- P06 SOC1
- P07 SOC2
- P08 DDR3
- P09 FLASH
- P10 AUDIO
- P11 USB CARD HDMI
- P12 WIFI BT
- P13 DDR2
- P14 USB WIFI


Revision	Description	Date	Drawn	Checked	Approved
Ver 0.1	Releas version	2020-12-31			
Ver 1.0	AddAW859 Add UART2 /5 and SPI test point	2021-04-07	YJY	JIAYONG	YINWEI
Ver 1.1	ADD DDR2 ADD FALE FEL KEY ADD USB WIFI ADD DCDC4 for dram	2021-11-21	WJH	YJY	YINWEI
Ver 1.2	Merge VDD-CPU and vdd-SYS VCC-DRAM change to ext DCDC	2022-01-05	WJH	YJY	YINWEI
Ver 1.3	Change the DCDC-EN for power -sequency in Merge VDD-CPU AND VDD-SYS.	2022-02-25	WJH	YJY	YINWEI
Ver 1.4	DELETE SPDIF IN Fuction Delete SGM809	2022-04-12	WJH	YJY	YINWEI

BLOCK



DEFAULT POWER ON

DEFAULT POWER OFF



GPIO ASSIGNMENT

Ball Number	Ball Name	GPIO Multiplex Function
D15	PB0	PWM3/IR_TX/TWI2_SCK/SPI1_WF/DBI_TE/UART0_TX/UART2_TX/SPDIF_OUT/PB_EINT0
D14	PB1	PWM4/I2S2_DOUT3/TWI2_SDA/I2S2_DIN3/UART0_RX/UART2_RX/IR_RX/PB_EINT1
D13	PB8	DMIC_DATA3/PWM5/TWI2_SCK/SPI1_HOLD/DBI_DCX/DBI_WRX/UART0_TX/UART1_TX/PB_EINT8
C14	PB9	DMIC_DATA2/PWM6/TWI2_SDA/SPI1_MISO/DBI_SDI/DBI_TE/DBI_DCX/UART0_RX/UART1_RX/PB_EINT9
C13	PB10	DMIC_DATA1/PWM7/TWI0_SCK/SPI1_MOSI/DBI_SDO/CLK_FANOUT0/UART1_RTS/PB_EINT10
B15	PB11	DMIC_DATA0/PWM2/TWI0_SDA/SPI1_CLK/DBI_SCLK/CLK_FANOUT1/UART1_CTS/PB_EINT11
B14	PB12	DMIC_CLK/PWM0/SPDIF_IN/SPI1_CS/DBI_CSX/CLK_FANOUT2/IR_RX/PB_EINT12

Ball Number	Ball Name	GPIO Multiplex Function
F3	PC2	SPI0_CLK/SDC2_CLK/PC_EINT2
F2	PC3	SPI0_CS0/SDC2_CMD/PC_EINT3
F1	PC4	SPI0_MOSI/SDC2_D2/BOOT_SELO/PC_EINT4
G3	PC5	SPI0_MISO/SDC2_D1/BOOT_SELL/PC_EINT5
G2	PC6	SPI0_WF/SDC2_D0/UART3_TX/TWI3_SCK/DBG_CLK/PC_EINT6
H3	PC7	SPI0_HOLD/SDC2_D3/UART3_RX/TWI3_SDA/TCON_TRIG/PC_EINT7



Ball Number	Ball Name	GPIO Multiplex Function
N15	PD0	LCD0_D2/LVDS0_V0P/DSI_D0P/TWI0_SCK/PD_EINT0
N14	PD1	LCD0_D3/LVDS0_V0N/DSI_D0N/UART2_TX/PD_EINT1
M15	PD2	LCD0_D4/LVDS0_V1P/DSI_D1P/UART2_RX/PD_EINT2
M14	PD3	LCD0_D5/LVDS0_V1N/DSI_D1N/UART2_RTS/PD_EINT3
L15	PD4	LCD0_D6/LVDS0_V2P/DSI_CK/UART2_CTS/PD_EINT4
L14	PD5	LCD0_D7/LVDS0_V2N/DSI_CKN/UART5_TX/PD_EINT5
K15	PD6	LCD0_D10/LVDS0_CK9/DSI_D2P/UART5_RX/PD_EINT6
K14	PD7	LCD0_D11/LVDS0_CKN/DSI_D2N/UART4_TX/PD_EINT7
J15	PD8	LCD0_D12/LVDS0_V3P/DSI_D3P/UART4_RX/PD_EINT8
J14	PD9	LCD0_D13/LVDS0_V3N/DSI_D3N/PWM6/PD_EINT9

Ball Number	Ball Name	GPIO Multiplex Function
C8	PG0	SDCI_CLK/UART3_TX/RGMII_RXCTRL/RMII_CRS_DV/PWM7/PG_EINT0
B9	PG1	SDCI_CMD/UART3_RX/RGMII_RXD0/RMII_RXD0/PWM6/PG_EINT1
A8	PG2	SDCI_D0/UART3_RTS/RGMII_RXD1/RMII_RXD1/UART4_TX/PG_EINT2
B7	PG3	SDCI_D1/UART3_CTS/RGMII_TXCK/RMII_TXCK/UART4_RX/PG_EINT3
A6	PG4	SDCI_D2/UART5_TX/RGMII_TXD0/RMII_TXD0/PWM5/PG_EINT4
C7	PG5	SDCI_D3/UART5_RX/RGMII_TXD1/RMII_TXD1/PWM4/PG_EINT5
B4	PG6	JART1_TX/TWI2_SCK/RGMII_TXD2/PWM1/PG_EINT6
A3	PG7	JART1_RX/TWI2_SDA/RGMII_TXD3/SPDIF_IN/PG_EINT7
B3	PG8	JART1_RTS/TWI1_SCK/RGMII_RXD2/UART3_TX/PG_EINT8
A2	PG9	JART1_CTS/TWI1_SDA/RGMII_RXD3/UART3_RX/PG_EINT9
C4	PG10	PWM3/TWI3_SCK/RGMII_RXCK/CLK_FANOUT0/IR_RX/PG_EINT10
B6	PG11	I2S1_MCLK/TWI3_SDA/EPHY_25M/CLK_FANOUT1/TCON_TRIG/PG_EINT11
C6	PG12	I2S1_LRCK/TWI0_SCK/RGMII_TXCTRL/RMII_TXEN/CLK_FANOUT2/PWM0/UART1_TX/PG_EINT12
B5	PG13	I2S1_BCLK/TWI0_SDA/RGMII_CLKIN/RMII_RXER/PWM2/LEDC_DO/UART1_RX/PG_EINT13
C5	PG14	I2S1_DIN0/TWI2_SCK/MDC/I2S1_DOUT1/SPI0_WF/UART1_RTS/PG_EINT14
A4	PG15	I2S1_DOUT0/TWI2_SDA/MDIO/I2S1_DIN1/SPI0_HOLD/UART1_CTS/PG_EINT15
B2	PG16	IR_RX/TCON_TRIG/PWM5/CLK_FANOUT2/SPDIF_IN/LEDC_DO/PG_EINT16
C10	PG17	JART2_TX/TWI3_SCK/PWM7/CLK_FANOUT0/IR_TX/UART0_TX/PG_EINT17
B9	PG18	JART2_RX/TWI3_SDA/PWM6/CLK_FANOUT1/SPDIF_OUT/UART0_RX/PG_EINT18


Ball Number	Ball Name	GPIO Multiplex Function
B1	PF0	SDC0_D1/JTAG_MS/R_JTAG_MS/I2S2_DOUT1/I2S2_DIN0/PF_EINT0
C3	PF1	SDC0_D0/JTAG_DI/R_JTAG_DI/I2S2_DOUT0/I2S2_DIN1/PF_EINT1
C2	PF2	SDC0_CLK/UART0_TX/TWI0_SCK/LEDC_DO/SPDIF_IN/PF_EINT2
D3	PF3	SDC0_CMD/JTAG_DO/R_JTAG_DO/I2S2_BCLK/PF_EINT3
D2	PF4	SDC0_D3/UART0_RX/TWI0_SDA/PWM6/IR_TX/PF_EINT4
D1	PF5	SDC0_D2/JTAG_CK/R_JTAG_CK/I2S2_LRCK/PF_EINT5
E2	PF6	SPDIF_OUT/IR_RX/I2S2_MCLK/PWM5/PF_EINT6

POWER


5V DCIN TO PS OVP



The LDOB can use for VCC-DRAM instead of Ext DCDC




DCDC1



For POWER-ON SEQUENCE Do not change

请设置寄存器
Write:CPU
R1-R5:Mount R3/R4/R5/C14:
Adjust CPU-PWM Pulse,DCDC1 Range=0.81V-1.8V
并非调频并非调压
Adjust CPU-PWM Pulse,DCDC1 Range=0.95V
dynamic voltage regulator


DCDC2



If DCDC2 use for VCC-DRAM, NC the CP18 RP18 RP22 (Green Block) Mount RP42 (Blue Block) If DCDC2 use for VDD-SYS, NC the RP42 (Blue Block) Mount the CP18 RP18 RP22 (Green Block)


If merge VDD-CPU and VDD-SYS The both voltage must be fixed at 0.95V And the CPU-Frequency will NOT above 900MHz

DCDC4



Use the DCDC for VCC-DRAM that can improve the Thermal and Power consume

DCDC3



Default 3.3V

	DCDC1 (EXT)	DCDC2 (EXT)	DCDC3 (EXT)	DCDC4 (EXT)	LDOB (IN)	LDOA (IN)	REMARK
Default PLAN	VDD-CPU VDD-SYS (0.95V)	VCC-DRAM	VCC-WIFI VCC-3V3 LDO1N	NC	NC	VCC-PLL VCC-RTC VCC-1V8	Merge VDD-CPU and VDD-SYS ,that Cpu-Frequency below 900MHz.The Power consume is below 2.5W@4K30,And the Thermal will be very low.
Performance PLAN	VDD-CPU (0.8-1.6V)	VDD-SYS (0.9V)	VCC-WIFI VCC-3V3 LDO1N	VCC-DRAM (1.5/1.8V)	NC	VCC-PLL VCC-RTC VCC-1V8	Separate VDD-CPU and VDD-SYS ,the Cpu-Frequency upon to 1.2GHz .The Power consume is below 2.5W@4K30,And the Thermal will be very low.
Economy PLAN	VDD-CPU VDD-SYS (0.95V)	NC	VCC-WIFI VCC-3V3 LDO1N	NC	VCC-DRAM (1.5/1.8V)	VCC-PLL VCC-RTC VCC-1V8	Merge VDD-CPU and VDD-SYS ,that Cpu-Frequency below 900MHz.VCC-Dram be supplied by internal LDOB,instead of Ext DCDC.

Allwinner Technology Co., Ltd


Design Name: H133_DONGLE_STD

Page Name: 05 POWER


Date: Friday, April 15, 2022

Sheet 5 of 12


SOC1




H133-BGA196




H133-BGA196









H133-BGA196







H133-BGA196






H133-BGA196




When the differential pair of the PD port is used as a common GPIO, if a pull-up resistor is added to the N pin, the corresponding P pin will have a IV glitch at the moment of power-on (and vice versa, caused by leakage). Pay attention when use PD_IO for enabling sound and light peripherals such as LEDs.




AllWinner Technology Co., Ltd			
Design Name		H133_DONGLE_STD	
Size	Page Name	07 SOC1	
Date:		Wednesday, April 20, 2022	Sheet 6 of 12




When use the SPI FLASH.
Keep the SGM803 to reduce the Flash Data lose,
when Abnormal Poweroff







Analog&Sys




DDR3




NOTE:
1. VDD18-DRAM bonding to VCC-PLL



Audio




KEY ADC




USB

- USB-ID
- USB-DRVVBUS
- USBD-DM
- USBD-DP
- USBI-DM
- USBI-DP




SDC0/JTAG Debug

- SDC0-D1
- SDC0-D0
- SDC0-CLK
- SDC0-CMD
- SDC0-D3
- SDC0-D2
- SDC0-D1
- SDC0-DET




UART DEBUG




HDMI

- HCEC
- HHPD
- HSCD
- HSDA
- HTX0N
- HTXP
- HTXIN
- HTXN
- HTXP
- HTXN
- HTXCP
- IR-RX



IR-RX







NOTE:
Differential pairs
50-100 ohm




Allwinner Technology Co., Ltd			
Design Name: H133_DONGLE_STD			
Size: A3	Page Name: 13 USB CARD HDMI		Rev:
Date: Fri, Apr 15, 2022	Sheet: 11	of 12	


DDR2



USB WIFI

BT-WAKE-AP << BT-WUP-HOST
 AP-WAKE-BT << BT-HOST-WUP
 BT-RESETN << BT-RESETN
 WL-REG-ON << WL-RESETN
 WL-WAKE-AP << WL-WAKE-AP



			AllWinner Technology Co., Ltd		
			Design Name		
Size	Page Name				Rev
A	14 USB_WIFI_AW869au				
Date:			Friday, April 15, 2022	Sheet	14 of 14